Verification techniques for system-level design
(eBook)

Book Cover
Average Rating
Published
Amsterdam ; Boston : Morgan Kaufmann Publishers, c2008.
Physical Desc
viii, 240 pages : ill.
Status

More Details

Format
eBook
Language
English

Notes

Bibliography
Includes bibliographical references and index.
Reproduction
Electronic reproduction. Ann Arbor, MI : ProQuest, 2015. Available via World Wide Web. Access may be limited to ProQuest affiliated libraries.

Description

Loading Description...

Also in this Series

Checking series information...

More Like This

Loading more titles like this title...

Reading Recommendations & More

Citations

APA Citation, 7th Edition (style guide)

Fujita, M., Ghosh, I., & Prasad, M. (2008). Verification techniques for system-level design . Morgan Kaufmann Publishers.

Chicago / Turabian - Author Date Citation, 17th Edition (style guide)

Fujita, Masahiro, 1956-, Indradeep Ghosh and Mukul. Prasad. 2008. Verification Techniques for System-level Design. Morgan Kaufmann Publishers.

Chicago / Turabian - Humanities (Notes and Bibliography) Citation, 17th Edition (style guide)

Fujita, Masahiro, 1956-, Indradeep Ghosh and Mukul. Prasad. Verification Techniques for System-level Design Morgan Kaufmann Publishers, 2008.

MLA Citation, 9th Edition (style guide)

Fujita, Masahiro, Indradeep Ghosh, and Mukul Prasad. Verification Techniques for System-level Design Morgan Kaufmann Publishers, 2008.

Note! Citations contain only title, author, edition, publisher, and year published. Citations should be used as a guideline and should be double checked for accuracy. Citation formats are based on standards as of August 2021.

Staff View

Grouped Work ID
45a51900-58a3-5592-fd3c-67fb7a3c3381-eng
Go To Grouped Work

Grouping Information

Grouped Work ID45a51900-58a3-5592-fd3c-67fb7a3c3381-eng
Full titleverification techniques for system level design
Authorfujita masahiro
Grouping Categorybook
Last Update2022-06-07 21:23:19PM
Last Indexed2024-05-01 03:24:59AM

Book Cover Information

Image Sourcedefault
First LoadedDec 25, 2023
Last UsedJan 12, 2024

Marc Record

First DetectedAug 09, 2021 12:01:13 PM
Last File Modification TimeNov 22, 2021 07:43:00 AM

MARC Record

LEADER02094nam a22004934a 4500
001EBC318151
003MiAaPQ
006m    E |      
007cr cn|||||||||
008070705s2008    ne a    sb    001 0 eng  
010 |z  2007028038
015 |a GBA774751|2 bnb
0167 |z 013950010|2 Uk
020 |z 9780123706164 (pbk.)
020 |z 0123706165 (pbk.)
035 |a (Sirsi) EBC318151
035 |a (Sirsi) EBC318151
035 |a (MiAaPQ)EBC318151
035 |a (Au-PeEL)EBL318151
035 |a (CaPaEBR)ebr10203637
035 |a (CaONFJC)MIL104964
035 |a (OCoLC)437191662
040 |a MiAaPQ|c MiAaPQ|d MiAaPQ
050 4|a TK7895.E42|b F95 2008
08204|a 621.3815|2 22
1001 |a Fujita, Masahiro,|d 1956-
24510|a Verification techniques for system-level design|h [eBook] /|c Masahiro Fujita, Indradeep Ghosh, and Mukul Prasad.
260 |a Amsterdam ;|a Boston :|b Morgan Kaufmann Publishers,|c c2008.
300 |a viii, 240 p. :|b ill.
4901 |a The Morgan Kaufmann series in systems on silicon
504 |a Includes bibliographical references and index.
533 |a Electronic reproduction. Ann Arbor, MI : ProQuest, 2015. Available via World Wide Web. Access may be limited to ProQuest affiliated libraries.
650 0|a Systems on a chip|x Testing.
650 0|a Integrated circuits|x Verification.
650 0|a Formal methods (Computer science)
655 4|a Electronic books.
7001 |a Ghosh, Indradeep,|d 1970-
7001 |a Prasad, Mukul.
7102 |a ProQuest (Firm)
830 0|a Morgan Kaufmann series in systems on silicon.
85640|u http://ebookcentral.proquest.com/lib/yavapai-ebooks/detail.action?docID=318151|x Yavapai College|y Yavapai College users click here to access
85640|u http://ebookcentral.proquest.com/lib/prescottcollege-ebooks/detail.action?docID=318151|x Prescott College|y Prescott College users click here to access
85640|u http://ebookcentral.proquest.com/lib/yln-ebooks/detail.action?docID=318151|x Yavapai Library Network|y All other users click here to access
945 |a E-Book